Introduction
The Mixed signal applications increased with ICs contains digital and analog parts, along with technology scaling motivates for development of a device which can be used for both. Operational Amplifier (commonly referred as Op-amp) attracts our own side for this type of design. It is the basic element of many analog integrated circuit designs beyond to this it uses vastly different levels of complexity to comprehend functions ranging from dc bias generation to high speed amplification or filtering. It is not only limited for amplifying the signals but it can perform large number of operation also such as mathematical operation, A/D and D/A conversion, clipping, clamping, zero-crossing detection, pulse generatoretc. In the era of advance technology researchers move to work with low power supplywhich is very useful for portable devices such as laptops, tablets, mobiles, pacemaker etc. so that it can operate with low supply as well as power dissipation is can be easily managed which is the major issue for designing any system. High speed device required for fast processing applications, considering this parameter a method is proposed for obtaining high bandwidth in this research work. Miller compensation with resistor is used for maintaining stability for this Op-amp.In this technique a resistor is connected in series with capacitor. This resistor and capacitor takes large die area but in the today's technology the demand of low area for high chip density. In this work both these components are replaced with MOS transistors which takes very small area compared to this.Along with this current source is used in the conventional Op-amp to maintain transistors in proper region. This is also to be designed with MOS transistors. So finally in this research work less area, low power and wide bandwidth Op-amp is presented.
Used Compensation Technique
For designing any analog circuit compensation is required for maintaining stability. In this proposed Op-amp miller compensation with resistor is used for maintaining stability. This is also to be referred as nulling resistor compensation technique. In this technique a resistor is connected in series with miller capacitor across the second stage which provides more stability compared to miller compensation technique. This technique also improves the 3dB bandwidth. The configuration of this technique is shown below.
Figure 1: Nulling resistor compensation
As in the previous Op-amp miller compensation technique is used which splits the pole i.e. dominant pole which is nearest to origin and non-dominant pole which is far away from origin. As well as it generates the RHP zero which affects the stability. This RHP zero is generating due to feedforward current flow in the feedforward path. This feedforward path is created due to the direct connection of the output stage to internal stage. The location of poles in miller compensation is given as
and
Where R 1 ,C 1 and R 2 ,C 2 are the resistor and capacitor of stages A 1 and A 2 respectively. The RHP zero location which is generated during miller compensation is given by
This zero is to be shifted from RHP to LHP for maintaining stability by employing nulling resistor compensation. The resistor used in the proposed techniquehelps to move this zero from one plane to another plane. The location of poles in this technique is same as the miller compensation however this technique also generates one another pole which is very far away from origin and not taken into consideration. The schematic design of Op-amp is shown in below figure which is designed by using six PMOS and five NMOS transistors including miller capacitor and resistor. In the proposed Op-amp this capacitor and resistor is designed with MOS transistor which reduces area. The transistor M 11 behaves as a capacitor whereas transistor M 10 is act as a resistor. For operating transistor M 10 as a resistor, it is operated in triode region. In Op-amp current source used for Figure 3 : Design of Op-amp maintain the transistors in particular region, which is also designed with MOS transistor. The design of Op-amp includes two basic part i.e. differential amplifier and gain stage. In this Op-amp the differential amplifier which is also referred as "Heart of Op-amp" includes transistors from M 1 to M 5 . This amplifier includes current-mirrorconfiguration, input transistor pair and a current source at the bottom which is generally replaced with NMOS transistor. Each part is responsible for various parameters of Op-amp. The currentmirror configuration is responsible for high Input common mode range and act as a load for input stage. This first stage also provides important parameters such as Power supply rejection ratio (PSRR), Common mode rejection ratio (CMRR), high input impedance and low output impedance. The Gain-bandwidth product is depended upon input transistor pair and slew rate is given by transistor M 5 . A second stage is used to improve the gain of first stage which also converts the differential input to single ended output. In the second stage, transistor M 6 act as a load and provide maximum output voltage swing whereas minimum output voltage swing is provided by transistor M 7 
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Op-Amp Design Issue
1) The proposed Op-amp uses Dual input single ended output differential amplifier which directly provide input to second stage. This is also referred as Dual input unbalanced output differential amplifier. 2) A load capacitance of 100f F is used for obtaining output with the compensation capacitor of 50f F, which is obtained from the expression ≥ 0.22 (10) From this value of load capacitance, is given as ≥ 22 (11) So for this Op-amp choose the 50fF compensation capacitor which is suitable for obtaining this output. 3) Due to highly demand for low power devices for many applications this Op-amp is work with low power i.e. 1.3V supply voltage. Hence there is no any issue of large power dissipation also used Vss of -1.3V. 4) Overall design is simulated with only MOS transistors to reduce the area. 5) Aspect ratios of each transistor are calculated and put this value with slightly changes to obtain better response. 6) Sinusoidal input is applied at both input terminal i.e.
inverting and non-inverting having magnitude of 0.5V of opposite phase. 7) Op-amp parameters such as CMRR, PSRR, Slew rate, DC offset, Settling time etc. are also calculated. CMRR which is the ratio of differential mode gain to common mode gain achieve higher value due to the low value of the common mode gain. Frequency response of this Op-amp is shown in fig. 4 where magnitude is in dB and frequency is in logarithmic plot as well as bode plot is shown in fig. 5 . The bode plot shows 59 dB gain is obtained for this Op-amp as well as phase margin of 54 ͦ is achieved. 
Results and Discussion
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